

100V, 164A, 3.5mΩ N-channel Power SGT MOSFET

JMSH1003PE7Q

Features



- Ultra-low ON-resistance, $R_{DS(ON)}$
- Low Gate Charge
- 100% UIS Tested
- 100% ΔV_{ds} Tested
- Halogen-free; RoHS-compliant
- AEC-Q101 Qualified

Applications

- Load Switch
- PWM Application
- General Automotive Application

Product Summary

Parameters	Value	Unit
V_{DSS}	100	V
$V_{GS(th)}_{Typ}$	2.9	V
$I_D(@V_{GS}=10V)$	164	A
$R_{DS(ON)}_{Typ}(@V_{GS}=10V)$	3.5	mΩ



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSH1003PE7Q-13	SH1003PQ	1	Tape&Reel	TO-263-7L	800	4000

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-to-Source Voltage	100	V
V_{GS}	Gate-to-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	164
		$T_C = 100^\circ\text{C}$	116
I_{DM}	Pulsed Drain Current ⁽¹⁾	Refer to Fig.4	A
E_{AS}	Single Pulsed Avalanche Energy ⁽²⁾	850	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	250
		$T_C = 100^\circ\text{C}$	125
T_J, T_{STG}	Junction & Storage Temperature Range	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	33	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.6	

**Electrical Characteristics** ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	100	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80\text{V}$, $V_{GS} = 0\text{V}$	-	-	1.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0\text{V}$, $V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	2.0	2.9	3.8	V
$R_{DS(ON)}$	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10\text{V}$, $I_D = 20\text{A}$	-	3.5	4.5	m Ω
Dynamic Characteristics						
R_g	Gate Resistance	$f = 1\text{MHz}$	-	2.2	-	Ω
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 50\text{V}$, $f = 1\text{MHz}$	4150	5810	7843	pF
C_{oss}	Output Capacitance		594	831	1122	pF
C_{rss}	Reverse Transfer Capacitance		15	20	28	pF
Q_g	Total Gate Charge	$V_{GS} = 0$ to 10V $V_{DS} = 50\text{V}$, $I_D = 20\text{A}$	58	82	110	nC
Q_{gs}	Gate Source Charge		21	29	39	nC
Q_{gd}	Gate Drain ("Miller") Charge		11	16	21	nC
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	$V_{GS} = 10\text{V}$, $V_{DD} = 50\text{V}$ $I_D = 20\text{A}$, $R_{GEN} = 3\Omega$	-	22	-	ns
t_r	Turn-On Rise Time		-	24	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	50	-	ns
t_f	Turn-Off Fall Time		-	21	-	ns
Body Diode Characteristics						
I_S	Maximum Continuous Body Diode Forward Current		-	-	164	A
I_{SM}	Maximum Pulsed Body Diode Forward Current		-	-	655	A
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0\text{V}$, $I_S = 20\text{A}$	-		1.2	V
t_{rr}	Body Diode Reverse Recovery Time	$I_F = 20\text{A}$, $di/dt = 100\text{A}/\mu\text{s}$	52	73	99	ns
Q_{rr}	Body Diode Reverse Recovery Charge		-	164	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
 2. E_{AS} condition: Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 25\text{ohm}$, $L = 3\text{mH}$, $I_{AS} = 23.8\text{A}$, $V_{DD} = 0\text{V}$ during time in avalanche.
 3. $R_{\theta JA}$ is measured with the device mounted on a 1inch^2 pad of 2oz copper FR4 PCB.
 4. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$.



Typical Performance Characteristics

Figure 1: Power De-rating



Figure 2: Current De-rating




Figure 3: Normalized Maximum Transient Thermal Impedance











Figure 4: Peak Current Capacity



Typical Performance Characteristics

Figure 5: Output Characteristics

Figure 6: Typical Transfer Characteristics

Figure 7: On-resistance vs. Drain Current

Figure 8: Body Diode Characteristics

Figure 9: Gate Charge Characteristics

Figure 10: Capacitance Characteristics


Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14: $R_{DS(ON)}$ vs. V_{GS}





Figure 15: Maximum Safe Operating Area




Test Circuit

Figure 1: Gate Charge Test Circuit & Waveform


Figure 2: Resistive Switching Test Circuit & Waveform

Figure 3: Unclamped Inductive Switching Test Circuit & Waveform

Figure 4: Diode Recovery Test Circuit & Waveform



Package Mechanical Data(TO-263-7L)

Package Outline



DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	4.24	4.44	4.64
A1	0.00	0.10	0.25
b	0.50	0.60	0.70
c	0.40	0.50	0.60
c2	1.15	1.27	1.40
D	8.82	8.92	9.02
D1	7.65 REF.		
E	9.96	10.16	10.36
E1	6.80	7.80	8.00
e	1.27 BSC		
H	14.61	15.00	15.88
L	1.78	2.32	2.80
L1	1.36 REF.		
L2	1.20 REF.		
L3	0.25 BSC		
Q	2.30	2.48	2.70

Recommended Soldering Footprint



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.