150V, 54A, 16mΩ N-channel Power SGT MOSFET

JMSH1516PG

Features

- $\bullet \quad \text{Excellent $R_{\text{DS(ON)}}$ and Low Gate Charge}$
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant

Applications

- Load Switch
- PWM Application
- Power Management


Product Summary


Parameters	Value	Unit
V_{DSS}	150	V
$V_{GS(th)_Typ}$	3.1	V
$I_D(@V_{GS}=10V)$	54	Α
$R_{DS(ON)_Typ}(@V_{GS}=10V$	16	mΩ











PDFN5X6-8L

Pin Assignment

Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSH1516PG-13	SH1516P	1	Tape&Reel	PDFN5x6-8L	5000	50000

Absolute Maximum Ratings (@ T_C = 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		150	V
V_{GS}	Gate-to-Source Voltage		±20	V
I-	Continuous Drain Current	$T_C = 25^{\circ}C$	54	Α
I _D		$T_C = 100$ °C	34	7 ^
I_{DM}	Pulsed Drain Current (1)		Refer to Fig.4	А
E _{AS}	Single Pulsed Avalanche Energy	y ⁽²⁾	238	mJ
P_{D}	Power Dissipation	$T_C = 25^{\circ}C$	125	W
		$T_C = 100$ °C	50	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
T_{J}, T_{STG}	Junction & Storage Temperature R	lange	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	43	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.0	C/VV



Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Cha	racteristics					
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	150	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 120V, V_{GS} = 0V$	-	-	1.0	μА
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	racteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.1	3.1	4.0	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10V, I_D = 20A$	-	16	20	mΩ
Dynami	c Characteristics					
R_{g}	Gate Resistance	f = 1MHz	-	0.7	-	Ω
C _{iss}	Input Capacitance		1635	2290	3091	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 75V,$ f = 1MHz	150	210	284	pF
C _{rss}	Reverse Transfer Capacitance	1 - 11/11/2	13	18	24	pF
Qg	Total Gate Charge		23	32	43	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 75V, I_D = 20A$	9	13	17	nC
Q_{gd}	Gate Drain("Miller") Charge	V DS = 73 V, 10 = 207	-	6	-	nC
0:(-1.:	to a Oh ana stanistica					
	ng Characteristics Turn-On DelayTime	1		15	_	
t _{d(on)}	, , , , , , , , , , , , , , , , , , ,					ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 75V$ $I_{D} = 20A, R_{GEN} = 3\Omega$	-	19	-	ns
t _{d(off)}	Turn-Off DelayTime	ID- 20A, NGEN - 352	-	22	-	ns
t _f	Turn-Off Fall Time		-	5	-	ns
	iode Characteristics	Current			E 4	
I _S	Maximum Continuous Body Diode Forward Current Maximum Buland Body Diode Forward Current		-	-	54	A
I _{SM}	Maximum Pulsed Body Diode Forward Curre		-	-	215	A
V _{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	57	80	108	ns
Qrr	Body Diode Reverse Recovery Charge		-	205	-	nC

Notes:

^{1.} Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.


 $^{2.\;}E_{AS}\;condition:\;Starting\;T_J=25C,\;V_{DD}=75V,\;V_{GS}=10V,\;R_G=25ohm,\;L=3mH,\;I_{AS}=30.1A,\;V_{DD}=0V\;during\;time\;in\;avalanche.$

^{3.} $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.

^{4.} Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%.



Typical Performance Characteristics








Figure 3: Normalized Maximum Transient Thermal Impedance







Typical Performance Characteristics

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics





Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 15: Maximum Safe Operating Area






Figure 12: Normalized on Resistance vs. Junction Temperature







Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform




Package Mechanical Data(PDFN5x6-8L)


Package Outline







7.71/	MILLIMETER				
DIM.	MIN.	NOM.	MAX.		
A	0.9	1	1. 15		
b	0.31	0.41	0. 51		
С	0. 24	0. 32	0. 4		
D	5	5. 2	5. 4		
D 1	4. 95	5. 05	5. 15		
D2	4	4. 1	4.2		
E	6.05	6. 15	6. 25		
E1	5. 5	5. 6	5. 7		
E2	3. 42	3, 53	3. 63		
е	1. 27BSC				
Н	0.6	0. 7	0.8		
L	0. 5	0. 7	0.8		
K	1.23 REF				
0			10		




Front View

NOTES:

- Dimension and tolerance per ASME Y14.5M, 1994. All dimensions in millimeter (angle in degree). Dimensions D1 and E1 do not include mold flash protrusions or gate burrs.

Recommended Soldering Footprint



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.